

Twepp 11

Tim Durkin Nov 2011

Two areas of interest

Xilinx FPGA developments

Bio Inspired Image Processing.





Xilinx Series 7 Steve Trimberger, Xilinx Fellow

Xilinx 7 Series

- Xilinx 7 series, we are told, is very impressive.
- More than a bigger PLA with specialist area of silicon strapped to it.
- New Tech FPGA with specialised Silicon strapped to it.
- It is targeted at the commercial markets therefore,

Communications

Computing

Industrial control




Xilinx 7 Series

28 nm tech, 50% power reduction on 40 nm tech giving low power / heat per logical operation.

Artix Bargain Chip Kintex Market Sweet Spot Virtex High End Cruncher




Capacity at 28 nm



Agile Mixed Signal (AMS) Technology

General Purpose 12 analog ADC will be available on the 7 Series front end.

On board temperature and voltage monitoring



Steve Trimberger, Twepp 11




Transceiver Speed

Transceiver type	Device	Rate Max Gbps
GT28	New 7 series	28
GTH	Virtex-7X	13.1
GTH	Virtex-6	11.18
GTX	Kintex -7 Virtex-7 T	10.3125
GTX	Virtex-6	6.6
GTP	Artix-7	3.75
GTP	Spartan-6	3.125



Processor Intergration

Estimated FPGA /PLD Design Starts, 2003-2013




Processors

- Power PC hard processors will be replaced by a different architecture.
- Different approach in keeping with series 7 philosophy.

- ZYNQ 7 series
- Not a processor or and FPGA but something in between.




ZYNQ 7020




ZQ 7020 Processor : ARM Cortex A9, 54 gpio, Standard peripherals, 73 DDR io etc. Programable logic: 85K gates, 220 DSP blocks, 200 io, dual 12 bit ADC and much more.



ZYNQ 7000 series



Configuration



Auto Pilot

C, C++ or SystemC based configuration tool.

Removes the need to understand hardware description language



Steve Trimberger, Twepp 11

For the Future?

- Xilinx are looking to produce market specific devices, We would be interested in telecoms and automation.
- Configuration tools are market lead and so will move from lower level description languages to grater levels of abstraction. C or C++.

```
Void core (

int n; // input

float* data_in1; // input data stream

float* data_in2 ;// input data stream

float* data_out // input data stream

){

int i, j=0;

for (i=0; i<n; i++)

data_out [i]= data_in1[i] + data_in2 [i];
```





Christoph Posch Austrian Institute of Technology AIT

Bio Vs Digitail

Brains:

Imprecise Error-prone Slow Flexible Concurrent Adaptive - tolerant of Component failure Autonomous learning Computers:

Precise Deterministic Fast Inflexible Serial Susceptive to single-point failure Program code



Current State of Electronics

Computer

• Brain

- 0.000000001 Joules / instruction (ARM968)
 - Chip: 10⁻¹¹ J/operation
 - Computer system level: 10⁻⁹ J/operation

• Brain: 10⁻¹⁵J/operation




Conventional Image Sensing

• Real time data is sliced into frames

- each pixel on the frame is recorded and processed.
- For still image data the information is processed using Discrete cosine transform to remove high frequency information that we are not aware of (JPG).
- For a moving image each JPG is compared to its neighbours and only the differences are recorded. To ensure movie stability, reference frames are inserted every so often. (mpeg-2)




Conventional Image Sensing





Biological Approach


- 135 million photoreceptors detection threshold (rod): 1 photon
- 1 million ganglion cells in the retina process visual signals received from groups of (few to several hundred) photoreceptors.
- Analog gain control, spatial and temporal filtering: ~ 36 Gb/s HDR raw image data is compressed into ~ 20 Mb/s spiking output to the brain
- Retina encodes useful spatialtemporal-spectral features from a redundant, wide dynamic range world into a small internal signal range.
- Power consumption: ~ 3.5 mW






Neuromorphic Dynamic Vision Sensor (DVS)

- Pixel has autonomous operation over clocked operation.
- Sensor is event driven change is recorded and not missed.





Conventional Image Sensing



Single Clock Cycle



Conventional Image Sensing







Image Data Rates





Neuromorphic Dynamic Vision Sensor (DVS)

- Frame approach replaced with Eye-like function.
- Pixel responds to relative change rather than absolute threshold.
- Sensor is event driven change is recorded and not missed.







Image Data Rates





ATIS Pixel





So far I have..

- Polished 400 tonnes of lead 1 KM underground in a salt mine.
- Lived in a car park in CERN
- Spent over a year in a Nuclear Power station in Rice growing country in Japan.
- Visited Wheaton IL.









Entertainment

















